Home | About Us |ERP Implementation| ERP Projects | Want Website Like This | Links | News | Contact Us
About ERP, Enterprise Resource Planning, ERP Software,
::ERP Softwares::

 

Overview ERP
Overview ERP
Overview ERP
Overview ERP
Overview ERP
Overview ERP
Overview ERP
Overview ERP
Overview ERP
Overview ERP
Overview ERP
Overview ERP

 

ERP erpsystemswordsk Home Page


K5

Reading: [kego]
Alias:
AMD K5 processor
Field:
Microprocessor > x86/Intel > AMD > K5

32 bit microprocessor of AMD corporation. There is a x86 system MPU of the Intel corporation and compatibility, the software which was developed in for x86 operates that way. At the beginning it was the name, Am5k86. Converting order of the x86 system MPU which is CISC architecture, to the internal code of the RISC wind, because it applies the various acceleration techniques which are used in the field of RISC by executing, efficiency with the same clock is higher than Pentium. Interface outside early Pentium (P54C) with has adopted the pin arrangement which has compatibility.

K56flex

Reading: [kegojiyuurokuhuretsukusu]
Field:
Communication service > public network > telephone line/modem > K56flex


Standard of analog modem of the highest transmission speed 56kbps which the Rockwell Semiconductor Systems corporation and the Lucent Technologies corporation developed. Central telephone exchange -> member house direction (when downloading) speed appears to 56kbps, but opposite direction (when uploading) it appears to only 33.6kbps. The US Robotics corporation which does not have compatibility with the same efficiency (presently the 3Com corporation you disputed extremely absorption) centering on x2 standard and standard, but 56k modem standard was unified in 1998 February as V.90 system with ITU.

K6

Reading: [keroku]
Alias:
AMD K6 processor
Field:
Microprocessor > x86/Intel > AMD > K6


32 bit microprocessor of AMD corporation (MPU). There is a x86 processor and compatibility of the Intel corporation, the software which was developed in for x86 operates that way. The NexGen corporation developed K6 originally, but AMD purchased the same company, was improved and was thrown to the market. We correspond to also MMX of multimedia expansion instruction set, can call the opposite processor of Pentium II efficiency. Converting the order for x86 to the combination of simple order of the RISC wind inside, it is increasing processing efficiency by the fact that it executes. In addition, it is built-in to the primary cash processor core of 64kB. Interface outside corresponds to the same as Pentium and MMX Pentium Socket7, popularity is high as MPU for upgrade of the personal computer which loads Pentium.

K6-2

Reading: [kerokutsu]
Alias:
AMD K6-2 processor
Field:
Microprocessor > x86/Intel > AMD > K6-2


32 bit microprocessor of AMD corporation (MPU). The product which undertakes the succession of the K6 processor of the same company. There is a x86 processor and compatibility of the Intel corporation, the software which was developed in for x86 operates that way.

We correspond to also MMX of multimedia expansion instruction set, can call the opposite processor of Pentium II efficiency.

Converting the order for x86 to the combination of simple order of the RISC wind inside, it is increasing processing efficiency by the fact that it executes.

As for the largest revised point from K6, for 3 dimensional graphics where the same company and the Cyrix corporation etc promote 3DNow of expansion instruction set! It is to load. As for the application software which such as action game uses 3 dimensional graphics, 3DNow! It has become possible to improve performance dramatically by optimizing.

K6-III

Reading: [kerokusuri]
Alias:
AMD K6-III processor
Field:
Microprocessor > x86/Intel > AMD > K6-III

32 bit microprocessor of AMD corporation (MPU). The product which undertakes the succession of the K6-2 processor of the same company. There is a x86 system MPU of the Intel corporation and compatibility, the software which was developed in for x86 operates that way. Converting the order for x86 to the order of the RISC wind inside, it is increasing processing efficiency by the fact that it executes. For K6-2 similar and 3 dimensional graphics 3DNow of expansion instruction set! We are on-board, it has become possible to improve the performance of the multimedia application software of the game and the like dramatically. In addition, we build in primary cash of 64KB and the secondary cache of 256KB to the MPU core, furthermore we are possible to load 3 next cash to 2MB. Interface outside corresponds to Super7 of the same form, as Pentium and MMX Pentium it is possible to operate with the system clock of 100MHz.



 
 
ERPwordsd
Technical Dictionary
 
 Page copy protected against web site content infringement by Copyscape
 All Content On This Web Site Are Copyrighted Reserved © 2008 by jason john onwer of abouterp.com